06_ARES_CompCon_RRJDA.pdf (288 kB)
A Simple Component Connection Approach for Fault Tree Conversion to Binary
online resource
posted on 2008-09-25, 15:34 authored by Rasa Remenyte, J.D. AndrewsFault Tree Analysis (FTA) is commonly used when
conducting risk assessments of industrial systems. A
number of computer packages based on conventional
analysis methods are available to perform the analysis.
However, dealing with large (possibly non-coherent) fault
trees can expose the limitations of the technique in terms
of accuracy of the solutions and the processing time
required. Over recent years the Binary Decision Diagram
(BDD) method has been developed for the solution of the
fault tree and overcomes the disadvantages of the
conventional FTA approaches. The usual way of taking
advantage of the BDD structure is to construct a fault
tree and then convert it to a BDD. This paper will focus
on the fault tree to BDD conversion process.
Converting the fault tree requires the basic events of
the fault tree to be placed in an ordering. This is critical
to the size of the final BDD and ultimately affects the
qualitative and quantitative analysis of the system and
benefits of this method. Once the ordering is established
several approaches can be used for the BDD generation.
One approach is to apply a set of rules developed by
Rauzy which are repeatedly applied to each gate in the
fault tree to generate the BDD. An alternative approach
can be used when BDD constructs for each of the gate
types are first built and then connected together. A subnode
sharing feature in the second of these approaches
and a third, hybrid, combined approach will be presented.
Some remarks on the effectiveness of these techniques will
be provided.
History
School
- Aeronautical, Automotive, Chemical and Materials Engineering
Department
- Aeronautical and Automotive Engineering
Citation
REMENYTE, R. ... et al, 2006. A simple component connection approach for fault tree conversion to binary. IN: Proceedings of the 1st International Conference on Availability, Reliability and Security, ARES, Vienna, 20-22 April, pp. 449-456Publisher
© IEEEPublication date
2006Notes
This is a conference paper. ©2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.ISBN
0769525679Language
- en