A Simple Component Connection Approach for Fault Tree Conversion to Binary

This item was submitted to Loughborough University's Institutional Repository by the/an author.

Citation: REMENYTE, R. ... et al, 2006. A simple component connection approach for fault tree conversion to binary. IN: Proceedings of the 1st International Conference on Availability, Reliability and Security, ARES, Vienna, 20-22 April, pp. 449-456

Additional Information:

- This is a conference paper. ©2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Metadata Record: https://dspace.lboro.ac.uk/2134/3666

Publisher: © IEEE

Please cite the published version.
This item was submitted to Loughborough’s Institutional Repository by the author and is made available under the following Creative Commons Licence conditions.

For the full text of this licence, please go to:
http://creativecommons.org/licenses/by-nc-nd/2.5/
A Simple Component Connection Approach for Fault Tree Conversion to Binary Decision Diagram

R. Remenyte;  
Department of Aeronautical and Automotive Engineering  
Loughborough University; Loughborough, Leicestershire, England  
e-mail: R.Remenyte@lboro.ac.uk

J.D. Andrews;  
Department of Aeronautical and Automotive Engineering  
Loughborough University; Loughborough, Leicestershire, England  
e-mail: J.D.Andrews@lboro.ac.uk

Abstract

Fault Tree Analysis (FTA) is commonly used when conducting risk assessments of industrial systems. A number of computer packages based on conventional analysis methods are available to perform the analysis. However, dealing with large (possibly non-coherent) fault trees can expose the limitations of the technique in terms of accuracy of the solutions and the processing time required. Over recent years the Binary Decision Diagram (BDD) method has been developed for the solution of the fault tree and overcomes the disadvantages of the conventional FTA approaches. The usual way of taking advantage of the BDD structure is to construct a fault tree and then convert it to a BDD. This paper will focus on the fault tree to BDD conversion process.

Converting the fault tree requires the basic events of the fault tree to be placed in an ordering. This is critical to the size of the final BDD and ultimately affects the qualitative and quantitative analysis of the system and benefits of this method. Once the ordering is established several approaches can be used for the BDD generation. One approach is to apply a set of rules developed by Rauzy which are repeatedly applied to each gate in the fault tree to generate the BDD. An alternative approach can be used when BDD constructs for each of the gate types are first built and then connected together. A sub-node sharing feature in the second of these approaches and a third, hybrid, combined approach will be presented. Some remarks on the effectiveness of these techniques will be provided.

1. Introduction

The Binary Decision Diagram (BDD) method [1] has been developed as an approach for the analysis of fault trees. This method has been shown to have advantages in terms of both efficiency and accuracy over the conventional Kinetic Tree Theory [2], since top event probabilities can be derived without the need for approximation and also without the need to evaluate the minimal cut sets as intermediate results.

The BDD method first converts the fault tree to a binary decision diagram, which represents the Boolean equation for the top event. Problems may occur with the conversion process of the fault tree to the BDD. If the ordering of the basic events is not chosen suitably, the size of the final BDD can grow exponentially. It is impossible to identify an optimum ordering scheme for producing BDDs for all fault trees. In this paper alternative conversion methods are presented. These include new methods where BDDs for each of the gate types are formed and then joined together according to the type of the parent gate in the fault tree.

The efficiency of the alternative approaches is compared with the conventional method developed by Rauzy [1]. Three efficiency measures are applied while looking for the optimum connection technique. A sub-node sharing approach is introduced to the component connection method during the connection process, together with the development of the hybrid approach utilising the advantageous rules of both approaches.

2. Binary decision diagram method

A BDD is a directed acyclic graph, as shown in Figure 1. All paths through the BDD start at the root vertex and terminate in one of two states – a 1-state (system failure), or a 0-state (system success). The BDD is composed of terminal and non-terminal vertices, which are connected by branches. Terminal vertices correspond to the final state of the system and non-terminal vertices correspond to the basic events of the fault tree. By connection, all left branches leaving a vertex are the 1-branches (component
fails), all right branches are the 0-braches (component functions).

\[ Q_{SYS} = q_{x1}q_{x2} + q_{x2}(1 - q_{x2})q_{x3}q_{x4}. \]  

A number of other probabilistic properties of the system can also be calculated [3].

3. Conventional conversion approach – Rauzy (approach 1)

A commonly used method of constructing BDDs was developed by Rauzy [1]. This approach applies an if-then-else (ite) technique to each of the gates in the fault tree. If \( f(x) \) is the Boolean function for the top event then the given ite structure \( \text{ite}(X, f_1, f_2) \) means that if variable \( X \) occurs (fails) then consider \( f_1 \), else consider \( f_2 \), where \( f_1 \) and \( f_2 \) are Boolean functions, known as the residues of \( f \), with \( X = 1 \) and \( X = 0 \) respectively. Therefore, in the BDD structure \( f_1 \) lies below the 1-branch of the node encoding \( X \) and \( f_2 \) lies below the 0-branch.

First of all, a variable ordering for basic events needs to be established. Then the conversion of every gate to the BDD is performed according to the following rules:

- If \( X \) appears before \( Y \) in the variable ordering (\( Y < X \)) then
  \[ J < \text{op} > G = \text{ite}(X, f_1 < \text{op} > G, f_2 < \text{op} > G) \]  
- if \( X = Y \) then
  \[ J < \text{op} > G = \text{ite}(X, f_1 < \text{op} > G, f_2 < \text{op} > G) \]

where \( < \text{op} > \) corresponds to the type of the gate (Boolean operator) of the gates in the fault tree.
traversal of the fault tree. The application of the rules gives the expressions for gates G1, G2 and Top:

\[
\begin{align*}
G1 &= x_2 + x_3 + x_4 \\
 &= \text{ite}(x_2, 1, 0) + \text{ite}(x_3, 1, 0) + \text{ite}(x_4, 1, 0) \\
&= \text{ite}(x_2, 1, \text{ite}(x_3, 1, 0)) + \text{ite}(x_4, 1, 0) \\
&= \text{ite}(x_2, 1, \text{ite}(x_3, 1, \text{ite}(x_4, 1, 0))) \\
G2 &= x_2 + x_5 \\
&= \text{ite}(x_2, 1, 0) + \text{ite}(x_5, 1, 0) \\
&= \text{ite}(x_2, 1, \text{ite}(x_5, 1, 0)) \\
Top &= x_1 \cdot G1 \cdot G2 \\
&= \text{ite}(x_1, 1, 0) \cdot \text{ite}(x_2, 1, \text{ite}(x_3, 1, \text{ite}(x_4, 1, 0))) \cdot G2 \\
&= \text{ite}(x_1, \text{ite}(x_2, 1, \text{ite}(x_3, 1, \text{ite}(x_4, 1, 0)))) \cdot 0 \\
&= \text{ite}(x_1, \text{ite}(x_2, 1, \text{ite}(x_3, 1, \text{ite}(x_4, 1, 0)))) \cdot 0 \\
&= \text{ite}(x_1, \text{ite}(x_2, 1, \text{ite}(x_3, 1, \text{ite}(x_4, 1, 0)))) \cdot 0 \\
\end{align*}
\]

where

\[
f_1 = \text{ite}(x_5, 1, 0)
\]

The resulting BDD is shown in Figure 3 and is an ordered BDD, where traversing the BDD along any path from the root vertex will encounter the nodes in the order specified. For example, the variables in the path x1,x2 appear according to the established ordering. Using this approach the variable ordering is retained throughout the BDD because every step of the connection is performed according to the ordering of the elements.

The method automatically uses sub-node sharing storing each ite structure in the memory only once and reusing calculated ite structures further in the process.

4. Component connection methods

4.1. Basic approach (approach 2)

The basic method of the second approach, the component connection method, is presented in [4]. The method starts by considering those gates which have only basic events as inputs. These gates are expressed as a BDD structure, which is known to represent “AND” or “OR” gate types. It then ascends the fault tree structure considering any gate whose inputs are already expressed as BDDs. It builds a BDD for an “AND” gate or an “OR” gate utilising simple rules of connection. Initially BDDs for fault trees are constructed without considering the repetition along the BDD paths of basic events in the fault tree. The resulting BDD then undergoes a simplification procedure. The connection and simplification rules with some alternative strategies are presented in this section. The ordering of basic events is not necessary for this approach, since the connection process can be applied without following any fixed ordering scheme for the whole system. However, a selection scheme has to be specified which will define the way in which gate inputs, either basic events or BDDs, are selected for the connection process.

The connection rules are:

1. If a gate is an “AND” gate, the BDD nodes representing its inputs are connected to each other through the 1-branches of the nodes. If a gate is an “OR” gate, the BDD nodes are connected through the 0-branches (see Figure 4(i) and (ii)).
2. While merging two BDDs, representing two inputs of a parent gate, one of them is set to be the main BDD, according to the rule of selection. Then, if two BDDs are inputs to an “AND” gate, the secondary BDD is connected to every terminal 1-node of the main BDD or if two BDDs are inputs to an “OR” gate, the secondary BDD is connected to every terminal 0-node of the main BDD (see Figure 4(iii) and (iv)).

![Figure 4. Example of connection rules](image-url)
branch, depending on the component state specified by its first occurrence in the path. For example, if the path passes through the 1-branch of a node, the second appearance of that event should be replaced by the BDD structure below the 1-branch of this second node. If the path passes through the first variable occurrence on its 0-branch, the second occurrence of the variable is replaced by the BDD structure on its 0-branch.

A second rule to simplify the BDD can also be applied:

If the BDD structures below the 1 and 0 branches of any node are the same, this node is irrelevant and needs to be replaced by the structure below either one of the branches. In other words, if the state of the system does not depend on the occurrence of the basic event, the insignificant node must be removed.

To demonstrate this approach it has been applied to the fault tree illustrated in Figure 3 resulting in the BDD in Figure 5. In this example the fault tree is traversed in the bottom-up manner. When constructing any gate BDD the variables are considered in a left-right variable ordering for every gate in a fault tree. The left-most BDD input for any gate is set to be the main BDD to which the others are joined.

The connection process starts constructing two BDDs for gates G1 and G2, shown in Figure 5(i) and Figure 5(ii) respectively. Since gates G1 and G2 are “OR” gates, the resulting BDDs are “OR” chains.

Then the top event, which is an “AND” gate is considered. The left-most BDD, basic event x1, is selected as the main BDD. Then the two BDDs from Figure 5(i) and 5(ii) are connected one by one to the 1 branch of the main BDD. The first connection results in the BDD in Figure 5(iii). The BDD after the last connection is presented in Figure 5(iv), where all left branches are 1 branches and right branches are 0 branches.

Finally, the simplification rules are applied. There is only one repeated event, x2, and its repetitions need to be removed from three current paths. In the first path F1-F2-F3-F4 node F3 is replaced by the terminal 1-node, since this path traverses the 1-branch of node F2, the first occurrence of the repeated event. In the second path F1-F2-F5-F6-F7 the repeated event x2 is removed, replacing node F6 by node F7. In the same way node F9 is replaced by node F10 in the third path F1-F2-F5-F8-F9-F10. The final BDD is shown in Figure 5(v).

In this example the basic events were connected according to the order that they appear in the list of gate inputs. However, it is possible to apply a defined ordering scheme for the nodes which will be used during the construction method. There is a number of structural or weighted ordering schemes [5], that can be applied. The chosen ordering schemes can affect the efficiency of the conversion process.

BDDs were selected according to the order that gate inputs are listed, i.e. the BDD, presenting the left-most gate, is set to be the main BDD. Other selection schemes can be used which can result in a smaller BDD and/or in a shorter processing time. BDDs can be ordered according to the position of their root vertex in an ordering scheme defined for the basic events or according to the smallest number of available branches where connections will be made. The efficiency of different strategies can be analysed comparing the number of nodes in the final BDD and the processing time.

The component connection process does not require the variable ordering applying the described connection rules. Therefore, even if the variable ordering is set from the start, i.e. for the conversion of gates including basic event inputs only, it is not retained when merging two BDDs. The resulting BDD of the component connection method is not an ordered BDD as achieved using the conventional approach. It does however retain the disjoint path property.

The basic component connection method does not use the sub-node sharing and it can lead to inefficient memory
usage. For example, in Figure 5(v) there are two identical
nodes $F_7$ and $F_{10}$, which could be shared in the BDD
obtained using the ite technique (Figure 3). Therefore, an
extension to the component connection method is made
by introducing a form of sub-node sharing.

### 4.2. Sub-node sharing (approach 3)

Sub-node sharing adds a significant contribution to the
efficiency of the conventional BDD construction
approach. It can be also implemented in the component
connection method during the connection of two BDDs,
for example, merging two inputs for an “AND” gate, as it is illustrated in Figure 6.

![Figure 6. Sub-node sharing](image)

In this example the left BDD is set to be the main
BDD. It has two available connection points, i.e. two
terminal 1-vertices, that can share the same copy of the
second BDD. This connection is always suitable if the
BDDs contain no repeated events in the fault tree.

The conversion method starts by applying the first
connection rule, presented in the previous section,
considering those gates which have only basic events as
inputs. Then the process continues ascending the fault tree
structure. The second rule is applied while merging the
BDDs representing gate inputs. Applying the sub-node
sharing the secondary BDD can be connected to all
terminal nodes if while descending the BDD from the root
vertex the same branches (1-branches or 0-branches) of
repeated events were traversed. Otherwise, a new copy of the
secondary BDD needs to be used.

The sub-node sharing rule is:

If paths to two terminal vertices (two terminal 1-nodes
for BDDs being inputs to an AND gate and two terminal
0-nodes for BDDs being inputs to an OR gate) traverse
the same branches of repeated events, the same copy of the
second BDD can be connected to both of the two
terminal nodes.

In the example from Figure 5, the BDD in 5(iii) is set
to be the main BDD during the last connection of the two
BDDs (Figure 5(ii), Figure 5(iii)). Since the BDDs
represent two gate inputs to an AND gate the paths from
the root vertex to the three terminal 1-nodes of the main
BDD are investigated. There is only one repeated event
x2 in the fault tree. The first path passes the 1-branch of
node x2, the second and the third paths pass the 0-branch
of node x2. Since the second and the third paths pass the
same branch of the repeated node the second and the third
terminal nodes can be replaced by the same copy of the
secondary BDD. The final BDD is shown in Figure 7(i)
and 7(ii), after the connection and after the simplification
processes respectively.

![Figure 7. Application of sub-node sharing to the
compound connection method](image)

The resulting BDD in Figure 7(ii) matches the one
obtained using the ite technique, Figure 3.

Note. Applying the sub-node sharing all repeated
events in the system must to be considered, not only those
between the two BDDs under the current connection.

### 4.3. Hybrid approach (approach 4)

This approach is introduced to utilise the efficient parts
of each algorithm presented. It is clear, that:

i) using the gate constructs for basic events and
branches without repeated events BDDs can be
immediately formulated without any of processing
required by the ite method.

ii) the sub-node sharing feature of the ite method
provides a more efficient representation of the
logic function.

Therefore, a new algorithm has been created based on
the effective features of each approach to obtain the best
efficiency.

As was described before, using the component
connection method does not require the variable ordering.
However, since this new approach also uses the ite
method a variable ordering needs to be introduced to the
component connection method. This then produces
ordered BDDs, which are used for the ite technique.
First of all, a variable ordering needs to be established which will be used when applying the rules of both methods. Then the building of BDDs for gates containing event inputs only starts, where events are put in a chain according to the type of the gate (component connection approach). This construction process can be applied regardless of the number of events into a gate without breaking them down into pairs, since the rules in the ite technique deal only with two ite structures at once. The variable ordering needs to be retained while putting basic events in a chain. The comparison of the component connection method and its application in the hybrid method is shown in Figure 8.

![Figure 8. Comparison between the two methods while converting a gate with event inputs only](image)

For more complex parts, that do not contain any repeated events, the straightforward connection can be also applied. However, the variable ordering needs to be taken into the consideration, i.e. the merging of the two BDDs can be applied only if all the events of the main BDD are before the events of the secondary BDD in the variable ordering. This situation is shown in Figure 9.

While building the BDD for gates with repeated events, the ite technique rules are applied.

For example in Figure 3, BDDs for gates G1 and G2 are created placing its basic events in “OR” chains as it was shown in Figure 5(i) and (ii). Then the BDDs are merged applying the ite rules, given in equations 5 and 6.

![Figure 9. Hybrid approach for the parts without repeated events](image)

5. Comparison of the methods

The performance of the conversion methods will depend on the structure of the fault tree. An indication of any advantages can only be measured over a large range of problems. The four approaches discussed in this paper were investigated using a library of 12 fault trees. Their characteristics are shown in Table 1.

<table>
<thead>
<tr>
<th>Test FT</th>
<th>Number of Gates</th>
<th>Number of Basic Events</th>
<th>Number of Repeated Events</th>
<th>Number of Minimal Cut Sets</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>48</td>
<td>94</td>
<td>33</td>
<td>6391</td>
</tr>
<tr>
<td>2</td>
<td>51</td>
<td>53</td>
<td>2</td>
<td>764</td>
</tr>
<tr>
<td>3</td>
<td>52</td>
<td>47</td>
<td>8</td>
<td>122</td>
</tr>
<tr>
<td>4</td>
<td>46</td>
<td>64</td>
<td>12</td>
<td>423</td>
</tr>
<tr>
<td>5</td>
<td>48</td>
<td>114</td>
<td>64</td>
<td>66083</td>
</tr>
<tr>
<td>6</td>
<td>45</td>
<td>100</td>
<td>52</td>
<td>3344</td>
</tr>
<tr>
<td>7</td>
<td>46</td>
<td>84</td>
<td>25</td>
<td>1633</td>
</tr>
<tr>
<td>8</td>
<td>49</td>
<td>98</td>
<td>44</td>
<td>8113</td>
</tr>
<tr>
<td>9</td>
<td>48</td>
<td>72</td>
<td>14</td>
<td>493</td>
</tr>
<tr>
<td>10</td>
<td>38</td>
<td>58</td>
<td>15</td>
<td>898</td>
</tr>
<tr>
<td>11</td>
<td>54</td>
<td>110</td>
<td>56</td>
<td>200063</td>
</tr>
<tr>
<td>12</td>
<td>37</td>
<td>77</td>
<td>38</td>
<td>45505</td>
</tr>
</tbody>
</table>

The first column identifies the example fault tree, then the next three columns present indications of the complexity of the fault tree in terms of the number of gates, the number of basic events and the number of repeated events. The last column presents the number of minimal cut sets. Trying to achieve a consistent comparison of the four methods the variable ordering for
basic events was chosen not only for the conventional method but also for the component connection method, even though it is not needed. The modified top-down left-right approach for the ordering of basic events was applied [5].

The measurements, that were chosen for the comparison of the four methods are: the number of nodes in the final BDD, the maximum number of lines in the storage array (representing the number of intermediate calculations performed), and the processing time. The results obtained by applying the four methods to the fault trees in the library are shown in Table 2, Table 3 and Table 4 respectively.

### Table 2. Final BDD size of the four construction methods

<table>
<thead>
<tr>
<th>Test FT</th>
<th>Method</th>
<th>Number of nodes in final BDD</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Component</td>
<td>Component Connection Method</td>
</tr>
<tr>
<td></td>
<td>Method</td>
<td>Method</td>
</tr>
<tr>
<td>1</td>
<td>12470</td>
<td>189823</td>
</tr>
<tr>
<td>2</td>
<td>860</td>
<td>3153</td>
</tr>
<tr>
<td>3</td>
<td>368</td>
<td>1114</td>
</tr>
<tr>
<td>4</td>
<td>1472</td>
<td>3876</td>
</tr>
<tr>
<td>5</td>
<td>18460</td>
<td>207800</td>
</tr>
<tr>
<td>6</td>
<td>16797</td>
<td>529729</td>
</tr>
<tr>
<td>7</td>
<td>1726</td>
<td>11306</td>
</tr>
<tr>
<td>8</td>
<td>1945</td>
<td>6980</td>
</tr>
<tr>
<td>9</td>
<td>1618</td>
<td>4085</td>
</tr>
<tr>
<td>10</td>
<td>1701</td>
<td>13324</td>
</tr>
<tr>
<td>11</td>
<td>8026</td>
<td>89466</td>
</tr>
<tr>
<td>12</td>
<td>1006</td>
<td>11729</td>
</tr>
</tbody>
</table>

### Table 3. Number of intermediate calculations in the storage array of the four construction methods

<table>
<thead>
<tr>
<th>Test FT</th>
<th>Method</th>
<th>Number of lines in storage array</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Component</td>
<td>Component Connection Method</td>
</tr>
<tr>
<td></td>
<td>Method</td>
<td>Method</td>
</tr>
<tr>
<td>1</td>
<td>12684</td>
<td>2084163</td>
</tr>
<tr>
<td>2</td>
<td>1138</td>
<td>59326</td>
</tr>
<tr>
<td>3</td>
<td>579</td>
<td>17752</td>
</tr>
<tr>
<td>4</td>
<td>1773</td>
<td>359319</td>
</tr>
<tr>
<td>5</td>
<td>18639</td>
<td>452066</td>
</tr>
<tr>
<td>6</td>
<td>17149</td>
<td>1575967</td>
</tr>
</tbody>
</table>

The first construction method (ite method) resulted in smaller BDDs and smaller number of lines in the storage array for all the example fault trees than the component connection method. The processing time was also shorter for almost all example fault trees, except three cases, (5), (6) and (11). Results for the basic approach of the component connection method were presented in [6].

Using the component connection approach with the sub-node sharing all the BDDs generated were smaller than using the basic component connection method, but the processing time increased, except examples (6) and (9), due to an extra time taken to identify parts in the BDD suitable for the sub-node sharing.

The hybrid method resulted in BDDs with the same number of nodes than the conventional approach. However, it gave slightly better results in terms of the two other measurements, the number of lines in the storage array and the computational time. This was due to the capability to obtain the BDDs for gates with event inputs only in a more efficient way, i.e. inputs of a gate were placed in a chain straightforwardly without the need to do it one by one. Also, more complex parts of the fault tree
without repeated events were converted to the BDD using the rules of the component connection method. In summary, using the hybrid method resulted in the same size of the final BDD as applying the conventional approach, but a better efficiency was achieved, since the computational time was shorter and the maximum number of lines in the storage array was smaller. Therefore, the hybrid method can be used as an efficient alternative technique for converting fault trees to BDDs.

6. Conclusions

This paper presents four approaches for the conversion of fault trees to BDDs. The first method is Rauzy’s \textit{ite} method, the second is the basic component connection method. The third approach is an advanced form of the component connection method. A hybrid method which utilises the more efficient features of two basic methods is also presented. Test fault trees have been used and the results for the four methods compared. Conversion time, number of nodes in the final BDD and number of lines in the storage array were used as efficiency measures while working on all the methods. It is shown that as a general fault tree to BDD conversion technique the method proposed by Rauzy performs well. The component connection method does not compete with Rauzy’s method very well even if the sub-node is incorporated. However, the hybrid method, as a mixture of two approaches, can provide a good alternative technique for conversion of fault trees to BDDs.

7. References