Loughborough University
Leicestershire, UK
LE11 3TU
+44 (0)1509 263171
Loughborough University

Loughborough University Institutional Repository

Please use this identifier to cite or link to this item: https://dspace.lboro.ac.uk/2134/4210

Title: Materials and processes issues in fine pitch eutectic solder flip chip interconnection
Authors: Liu, Changqing
Hendriksen, M.W.
Hutt, David A.
Conway, Paul P.
Whalley, David C.
Issue Date: 2004
Publisher: © IEEE
Citation: LIU, C....et al., 2004. Materials and processes issues in fine pitch eutectic solder flip chip interconnection. IN: Proceeding of the Sixth IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis, (HDP '04). 30 June-3 July, Shanghai, China, pp.213-220.
Abstract: New product designs within the electronics packaging industry continue to demand interconnects at microscopic geometry, both at the Integrated Circuit (IC) and supporting board level, thereby creating numerous manufacturing challenges. Flip Chip On Board (FCOB) applications are currently being driven by competitive manufacturing costs and the need for higher volume and robust production capabilities. One of today’s low cost FCOB solutions has emerged as an extension of the existing infrastructure for Surface Mount Technology (SMT) and combines an Under Bump Metallisation (UBM) with a stencil printing solder bumping process, to generate mechanically robust joint structures with low electrical resistance between chip and board. Although electroless Ni plating of the UBM, and stencil printing for solder paste deposition, have been widely used in commercial industrial applications, there still exists a number of technical issues related to these materials and processes as the joint geometry is further reduced. This paper reports on trials with electroless Ni plating and stencil paste printing and the correlation between process variables in the formation of bumps and the shear strength of such bumps at different geometries. The effect of precise control of the tolerances of squeegees, stencils and wafer fixtures was examined to enable the optimisation of the materials, processes and tooling for reduction of bumping defects.
Description: This is a conference paper [© IEEE]. It is also available at: http://ieeexplore.ieee.org/ Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Version: Published
DOI: 10.1109/HPD.2004.1346700
URI: https://dspace.lboro.ac.uk/2134/4210
ISBN: 0780386213
Appears in Collections:Conference Papers and Presentations (Mechanical, Electrical and Manufacturing Engineering)

Files associated with this item:

File Description SizeFormat
RC62.pdf1.12 MBAdobe PDFView/Open


SFX Query

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.